


### Features

- **HIGH DENSITY PROGRAMMABLE LOGIC**
  - 2000 PLD Gates
  - 32 I/O Pins, Four Dedicated Inputs
  - 96 Registers
  - High-Speed Global Interconnect
  - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
  - Small Logic Block Size for Random Logic
- **HIGH PERFORMANCE E<sup>2</sup>CMOS<sup>®</sup> TECHNOLOGY**
  - $f_{max} = 125$  MHz Maximum Operating Frequency
  - $t_{pd} = 7.5$  ns Propagation Delay
  - TTL Compatible Inputs and Outputs
  - Electrically Erasable and Reprogrammable
  - Non-Volatile
  - 100% Tested at Time of Manufacture
  - Unused Product Term Shutdown Saves Power
- **ispLSI OFFERS THE FOLLOWING ADDED FEATURES**
  - In-System Programmable<sup>™</sup> (ISP<sup>™</sup>) 5-Volt Only
  - Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
  - Reprogram Soldered Device for Faster Prototyping
- **OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
  - Complete Programmable Device Can Combine Glue Logic and Structured Designs
  - Enhanced Pin Locking Capability
  - Three Dedicated Clock Input Pins
  - Synchronous and Asynchronous Clocks
  - Programmable Output Slew Rate Control to Minimize Switching Noise
  - Flexible Pin Placement
  - Optimized Global Routing Pool Provides Global Interconnectivity
- **pLSI/ispLSI DEVELOPMENT TOOLS**
  - pDS<sup>®</sup> Software**
    - Easy to Use PC Windows<sup>™</sup> Interface
    - Boolean Logic Compiler
    - Manual Partitioning
    - Automatic Place and Route
    - Static Timing Table
  - pDS+<sup>™</sup> Software**
    - Industry Standard, Third-Party Design Environments
    - Schematic Capture, State Machine, HDL
    - Automatic Partitioning and Place and Route
    - Comprehensive Logic and Timing Simulation
    - PC and Workstation Platforms

### Functional Block Diagram



### Description


The ispLSI and pLSI 1016E are High Density Programmable Logic Devices containing 96 Registers, 32 Universal I/O pins, four Dedicated Input pins, three Dedicated Clock Input pins, one Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1016E features 5-Volt in-system programming and in-system diagnostic capabilities. The ispLSI 1016E offers non-volatile "on-the-fly" reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 1016E device, but multiplexes four input pins to control in-system programming. A functional superset of the ispLSI and pLSI 1016 architecture, the ispLSI and pLSI 1016E devices add a new global output enable pin.

The basic unit of logic on the ispLSI and pLSI 1016E devices is the Generic Logic Block (GLB). The GLBs are labeled A0, A1...B7 (see figure 1). There are a total of 16 GLBs in the ispLSI and pLSI 1016E devices. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Copyright © 1996 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

**Functional Block Diagram**

Figure 1. ispLSI and pLSI 1016E Functional Block Diagram



The devices also have 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. Each ispLSI and pLSI 1016E device contains two Megablocks.

The GRP has, as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI and pLSI 1016E devices are selected using the Clock Distribution Network. Three dedicated clock pins (Y0, Y1 and Y2) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (B0 on the ispLSI and pLSI 1016E devices). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.

## Absolute Maximum Ratings <sup>1</sup>

- Supply Voltage  $V_{CC}$  ..... -0.5 to +7.0V
- Input Voltage Applied ..... -2.5 to  $V_{CC} + 1.0V$
- Off-State Output Voltage Applied ..... -2.5 to  $V_{CC} + 1.0V$
- Storage Temperature ..... -65 to 150°C
- Case Temp. with Power Applied ..... -55 to 125°C
- Max. Junction Temp. ( $T_J$ ) with Power Applied .... 150°C

1. Stresses above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

## DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
$T_A$	Ambient Temperature	0	70	°C
$V_{CC}$	Supply Voltage	4.75	5.25	V
$V_{IL}$	Input Low Voltage	0	0.8	V
$V_{IH}$	Input High Voltage	2.0	$V_{CC} + 1$	V

Table 2-0005/2000

## Capacitance ( $T_A=25^\circ C, f=1.0\text{ MHz}$ )

SYMBOL	PARAMETER	TYPICAL <sup>1</sup>	UNITS	TEST CONDITIONS
$C_1$	Dedicated Input, I/O, Y1, Y2 Clock Capacitance	8	pf	$V_{CC} = 5.0V, V_{PIN} = 2.0V$
$C_2$	Y0 Clock Capacitance	12	pf	$V_{CC} = 5.0V, V_{PIN} = 2.0V$

1. Guaranteed, but not 100% tested.

Table 2 - 0006a

## Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	–	Years
ispLSI Erase/Reprogram Cycles	1000	–	Cycles
pLSI Erase/Reprogram Cycles	100	–	Cycles

Table 2-0008A-isp


**Switching Test Conditions**

Input Pulse Levels	GND to 3.0V	
Input Rise and Fall Time 10% to 90%	-125	≤ 2 ns
	-100	≤ 3 ns
Input Timing Reference Levels	1.5V	
Output Timing Reference Levels	1.5V	
Output Load	See figure 2	

3-state levels are measured 0.5V from steady-state active level.

Table 2 - 0003/1016

**Figure 2. Test Load**



\*CL includes Test Fixture and Probe Capacitance.

0213a

**Output Load Conditions (see figure 2)**

TEST CONDITION		R1	R2	CL
A		470Ω	390Ω	35pF
B	Active High	∞	390Ω	35pF
	Active Low	470Ω	390Ω	35pF
C	Active High to Z at $V_{OH}-0.5V$	∞	390Ω	5pF
	Active Low to Z at $V_{OL}+0.5V$	470Ω	390Ω	5pF

Table 2-0004a

**DC Electrical Characteristics**

**Over Recommended Operating Conditions**

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. <sup>3</sup>	MAX.	UNITS
<b>V<sub>OL</sub></b>	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	-	-	0.4	V
<b>V<sub>OH</sub></b>	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	-	-	V
<b>I<sub>IL</sub></b>	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (Max.)}$	-	-	-10	μA
<b>I<sub>IH</sub></b>	Input or I/O High Leakage Current	$3.5V \leq V_{IN} \leq V_{CC}$	-	-	10	μA
<b>I<sub>IL-isp</sub></b>	$\overline{\text{ispEN}}$ Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL}$	-	-	-150	μA
<b>I<sub>IL-PU</sub></b>	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	-	-	-150	μA
<b>I<sub>OS</sub><sup>1</sup></b>	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT} = 0.5V$	-	-	-200	mA
<b>I<sub>CC</sub><sup>2, 4</sup></b>	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V, f_{CLOCK} = 1 \text{ MHz}$	-	90	-	mA

Table 2-0007a-16-isp

1. One output at a time for a maximum duration of one second.  $V_{OUT} = 0.5V$  was selected to avoid test problems by tester ground degradation. Guaranteed but not 100% tested.
2. Measured using four 16-bit counters.
3. Typical values are at  $V_{CC} = 5V$  and  $T_A = 25^\circ C$ .
4. Maximum  $I_{CC}$  varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this data sheet and Thermal Management section of this Data Book to estimate maximum  $I_{CC}$ .

## External Timing Parameters

### Over Recommended Operating Conditions

PARAMETER	TEST COND. <sup>4</sup>	# <sup>2</sup>	DESCRIPTION <sup>1</sup>	-125		-100		UNITS
				MIN.	MAX.	MIN.	MAX.	
<b>t<sub>pd1</sub></b>	A	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	–	7.5	–	10.0	ns
<b>t<sub>pd2</sub></b>	A	2	Data Propagation Delay, Worst Case Path	–	10.0	–	13.0	ns
<b>f<sub>max</sub> (Int.)</b>	A	3	Clock Frequency with Internal Feedback <sup>3</sup>	125	–	100	–	MHz
<b>f<sub>max</sub> (Ext.)</b>	–	4	Clock Frequency with External Feedback ( $\frac{1}{t_{su2} + t_{co1}}$ )	100	–	77.0	–	MHz
<b>f<sub>max</sub> (Tog.)</b>	–	5	Clock Frequency, Max. Toggle ( $\frac{1}{t_{wh} + t_{wl}}$ )	167	–	125	–	MHz
<b>t<sub>su1</sub></b>	–	6	GLB Reg. Setup Time before Clock, 4 PT Bypass	5.0	–	7.0	–	ns
<b>t<sub>co1</sub></b>	A	7	GLB Reg. Clock to Output Delay, ORP Bypass	–	4.5	–	5.0	ns
<b>t<sub>h1</sub></b>	–	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0	–	0	–	ns
<b>t<sub>su2</sub></b>	–	9	GLB Reg. Setup Time before Clock	5.5	–	8.0	–	ns
<b>t<sub>co2</sub></b>	–	10	GLB Reg. Clock to Output Delay	–	5.5	–	6.0	ns
<b>t<sub>h2</sub></b>	–	11	GLB Reg. Hold Time after Clock	0	–	0	–	ns
<b>t<sub>r1</sub></b>	A	12	Ext. Reset Pin to Output Delay	–	10.0	–	13.5	ns
<b>t<sub>rw1</sub></b>	–	13	Ext. Reset Pulse Duration	5.0	–	6.5	–	ns
<b>t<sub>ptoen</sub></b>	B	14	Input to Output Enable	–	12.0	–	15.0	ns
<b>t<sub>ptoedis</sub></b>	C	15	Input to Output Disable	–	12.0	–	15.0	ns
<b>t<sub>goeen</sub></b>	B	16	Global OE Output Enable	–	7.0	–	9.0	ns
<b>t<sub>goedis</sub></b>	C	17	Global OE Output Disable	–	7.0	–	9.0	ns
<b>t<sub>wh</sub></b>	–	18	External Synchronous Clock Pulse Duration, High	3.0	–	4.0	–	ns
<b>t<sub>wl</sub></b>	–	19	External Synchronous Clock Pulse Duration, Low	3.0	–	4.0	–	ns
<b>t<sub>su3</sub></b>	–	20	I/O Reg. Setup Time before Ext. Sync Clock (Y2, Y3)	3.0	–	3.5	–	ns
<b>t<sub>h3</sub></b>	–	21	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	0.0	–	0.0	–	ns

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-bit counter using GRP feedback.
4. Reference Switching Test Conditions Section.

Table 2-0030-16/125,100

2

## Internal Timing Parameters<sup>1</sup>

PARAMETER	# <sup>2</sup>	DESCRIPTION	-125		-100		UNITS
			MIN.	MAX.	MIN.	MAX.	
<b>Inputs</b>							
<b>t<sub>iobp</sub></b>	22	I/O Register Bypass	–	0.3	–	0.4	ns
<b>t<sub>iolat</sub></b>	23	I/O Latch Delay	–	1.8	–	2.4	ns
<b>t<sub>iosu</sub></b>	24	I/O Register Setup Time before Clock	3.0	–	3.5	–	ns
<b>t<sub>ioh</sub></b>	25	I/O Register Hold Time after Clock	-0.3	–	-0.4	–	ns
<b>t<sub>ioco</sub></b>	26	I/O Register Clock to Out Delay	–	4.0	–	5.0	ns
<b>t<sub>ior</sub></b>	27	I/O Register Reset to Out Delay	–	4.0	–	5.0	ns
<b>t<sub>din</sub></b>	28	Dedicated Input Delay	–	2.2	–	2.6	ns
<b>GRP</b>							
<b>t<sub>grp1</sub></b>	29	GRP Delay, 1 GLB Load	–	1.8	–	1.9	ns
<b>t<sub>grp4</sub></b>	30	GRP Delay, 4 GLB Loads	–	1.9	–	2.2	ns
<b>t<sub>grp8</sub></b>	31	GRP Delay, 8 GLB Loads	–	2.1	–	2.5	ns
<b>t<sub>grp16</sub></b>	32	GRP Delay, 16 GLB Loads	–	2.4	–	3.1	ns
<b>GLB</b>							
<b>t<sub>4ptbpc</sub></b>	34	4 Product Term Bypass Path Delay (Combinatorial)	–	3.9	–	5.7	ns
<b>t<sub>4ptbpr</sub></b>	35	4 Product Term Bypass Path Delay (Registered)	–	3.9	–	5.6	ns
<b>t<sub>1ptxor</sub></b>	36	1 Product Term/XOR Path Delay	–	4.4	–	6.1	ns
<b>t<sub>20ptxor</sub></b>	37	20 Product Term/XOR Path Delay	–	4.4	–	6.1	ns
<b>t<sub>xoradj</sub></b>	38	XOR Adjacent Path Delay <sup>3</sup>	–	4.4	–	6.6	ns
<b>t<sub>gbp</sub></b>	39	GLB Register Bypass Delay	–	1.0	–	1.6	ns
<b>t<sub>gsu</sub></b>	40	GLB Register Setup Time before Clock	0.2	–	0.2	–	ns
<b>t<sub>gh</sub></b>	41	GLB Register Hold Time after Clock	1.5	–	2.5	–	ns
<b>t<sub>gco</sub></b>	42	GLB Register Clock to Output Delay	–	1.8	–	1.9	ns
<b>t<sub>gro</sub></b>	43	GLB Register Reset to Output Delay	–	4.4	–	6.3	ns
<b>t<sub>ptre</sub></b>	44	GLB Product Term Reset to Register Delay	–	3.5	–	5.1	ns
<b>t<sub>ptoe</sub></b>	45	GLB Product Term Output Enable to I/O Cell Delay	–	5.5	–	7.1	ns
<b>t<sub>ptck</sub></b>	46	GLB Product Term Clock Delay	3.2	3.5	4.8	5.3	ns
<b>ORP</b>							
<b>t<sub>orp</sub></b>	47	ORP Delay	–	1.0	–	1.0	ns
<b>t<sub>orpbp</sub></b>	48	ORP Bypass Delay	–	0.0	–	0.0	ns

Table 2-0036-16/125,100

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR adjacent path can only be used by hard macros.


**Internal Timing Parameters<sup>1</sup>**

PARAMETER	# <sup>2</sup>	DESCRIPTION	-125		-100		UNITS
			MIN.	MAX.	MIN.	MAX.	
<b>Outputs</b>							
<b>t<sub>ob</sub></b>	49	Output Buffer Delay	–	1.4	–	1.7	ns
<b>t<sub>sl</sub></b>	50	Output Slew Limited Delay Adder	–	10.0	–	10.0	ns
<b>t<sub>oen</sub></b>	51	I/O Cell OE to Output Enabled	–	4.3	–	5.3	ns
<b>t<sub>odis</sub></b>	52	I/O Cell OE to Output Disabled	–	4.3	–	5.3	ns
<b>t<sub>goe</sub></b>	53	Global Output Enable	–	2.7	–	3.7	ns
<b>Clocks</b>							
<b>t<sub>gy0</sub></b>	54	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	1.3	1.3	1.4	1.4	ns
<b>t<sub>gy1/2</sub></b>	55	Clock Delay, Y1 or Y2 to Global GLB Clock Line	2.3	2.7	2.4	2.9	ns
<b>t<sub>gcp</sub></b>	56	Clock Delay, Clock GLB to Global GLB Clock Line	0.8	1.8	0.8	1.8	ns
<b>t<sub>ioy1/2</sub></b>	57	Clock Delay, Y1 or Y2 to I/O Cell Global Clock Line	0.0	0.3	0.0	0.4	ns
<b>t<sub>iocp</sub></b>	58	Clock Delay, Clock GLB to I/O Cell Global Clock Line	0.8	1.8	0.8	1.8	ns
<b>Global Reset</b>							
<b>t<sub>gr</sub></b>	59	Global Reset to GLB and I/O Registers	–	3.2	–	4.5	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

Table 2-0037-16/125,100

**ispLSI and pLSI 1016E Timing Model**



**Derivations of tsu, th and tco from the Product Term Clock<sup>1</sup>**

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg su} - \text{Clock (min)} \\
 &= (\mathbf{t_{iobp}} + \mathbf{t_{grp4}} + \mathbf{t_{20ptxor}}) + (\mathbf{t_{gsu}}) - (\mathbf{t_{iobp}} + \mathbf{t_{grp4}} + \mathbf{t_{ptck(min)}}) \\
 &= (\#22 + \#30 + \#37) + (\#40) - (\#22 + \#30 + \#46) \\
 1.4 \text{ ns} &= (0.3 + 1.9 + 4.4) + (0.2) - (0.3 + 1.9 + 3.2) \\
 \\
 t_h &= \text{Clock (max)} + \text{Reg h} - \text{Logic} \\
 &= (\mathbf{t_{iobp}} + \mathbf{t_{grp4}} + \mathbf{t_{ptck(max)}}) + (\mathbf{t_{gh}}) - (\mathbf{t_{iobp}} + \mathbf{t_{grp4}} + \mathbf{t_{20ptxor}}) \\
 &= (\#22 + \#30 + \#46) + (\#41) - (\#22 + \#30 + \#37) \\
 0.6 \text{ ns} &= (0.3 + 1.9 + 3.5) + (1.5) - (0.3 + 1.9 + 4.4) \\
 \\
 t_{co} &= \text{Clock (max)} + \text{Reg co} + \text{Output} \\
 &= (\mathbf{t_{iobp}} + \mathbf{t_{grp4}} + \mathbf{t_{ptck(max)}}) + (\mathbf{t_{gco}}) + (\mathbf{t_{orp}} + \mathbf{t_{ob}}) \\
 &= (\#22 + \#30 + \#46) + (\#42) + (\#47 + \#49) \\
 9.9 \text{ ns} &= (0.3 + 1.9 + 3.5) + (1.8) + (1.0 + 1.4)
 \end{aligned}$$


**Derivations of tsu, th and tco from the Clock GLB<sup>1</sup>**

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg su} - \text{Clock (min)} \\
 &= (\mathbf{t_{iobp}} + \mathbf{t_{grp4}} + \mathbf{t_{20ptxor}}) + (\mathbf{t_{gsu}}) - (\mathbf{t_{gy0(min)}} + \mathbf{t_{gco}} + \mathbf{t_{gcp(min)}}) \\
 &= (\#22 + \#30 + \#37) + (\#40) - (\#54 + \#42 + \#56) \\
 2.9 \text{ ns} &= (0.3 + 1.9 + 4.4) + (0.2) - (1.3 + 1.8 + 0.8) \\
 \\
 t_h &= \text{Clock (max)} + \text{Reg h} - \text{Logic} \\
 &= (\mathbf{t_{gy0(max)}} + \mathbf{t_{gco}} + \mathbf{t_{gcp(max)}}) + (\mathbf{t_{gh}}) - (\mathbf{t_{iobp}} + \mathbf{t_{grp4}} + \mathbf{t_{20ptxor}}) \\
 &= (\#54 + \#42 + \#56) + (\#41) - (\#22 + \#30 + \#37) \\
 -0.2 \text{ ns} &= (1.3 + 1.8 + 1.8) + (1.5) - (0.3 + 1.9 + 4.4) \\
 \\
 t_{co} &= \text{Clock (max)} + \text{Reg co} + \text{Output} \\
 &= (\mathbf{t_{gy0(max)}} + \mathbf{t_{gco}} + \mathbf{t_{gcp(max)}}) + (\mathbf{t_{gco}}) + (\mathbf{t_{orp}} + \mathbf{t_{ob}}) \\
 &= (\#54 + \#42 + \#56) + (\#42) + (\#47 + \#49) \\
 9.1 \text{ ns} &= (1.3 + 1.8 + 1.8) + (1.8) + (1.0 + 1.4)
 \end{aligned}$$

Table 2-0042-16

1. Calculations are based upon timing specifications for the ispLSI and pLSI 1016E-125


**Maximum GRP Delay vs GLB Loads**



**Power Consumption**

Power Consumption in the ispLSI and pLSI 1016E device depends on two primary factors: the speed at which the device is operating and the number of Product Terms used. Figure 3 shows the relationship between power and operating speed.

**Figure 3. Typical Device Power Consumption vs fmax**



ICC can be estimated for the ispLSI and pLSI 1016E using the following equation:

$$I_{CC}(mA) = 23 + (\# \text{ of PTs} * 0.52) + (\# \text{ of nets} * \text{max freq} * 0.004)$$

Where:

- # of PTs = Number of product terms used in design
- # of nets = Number of signals used in device
- Max freq = Highest clock frequency to the device (in MHz)

The ICC estimate is based on typical conditions (VCC = 5.0V, room temperature) and an assumption of four GLB loads on average exists and the device is filled with four 16-bit counters. These values are for estimates only. Since the value of ICC is sensitive to operating conditions and the program in the device, the actual ICC should be verified.

**In-System Programmability**


The ispLSI devices are the in-system programmable versions of the Lattice Semiconductor High-Density Programmable Large Scale Integration (pLSI) devices. By integrating all the high voltage programming circuitry on-chip, programming can be accomplished by simply shifting data into the device. Once the function is programmed, the non-volatile E<sup>2</sup>CMOS cells will not lose the pattern even when the power is turned off.

All necessary programming is done via five TTL level logic interface signals. These five signals are fed into the on-chip programming circuitry where a state machine controls the programming. The simple signals for the


interface include isp Enable (ispEN), Serial Data In (SDI), Serial Data Out (SDO), Serial Clock (SCLK) and Mode (MODE) control. Figure 4 illustrates the block diagram of one possible scheme for programming the ispLSI devices. For details on the operation of the internal state machine and programming of the device, please refer to the ISP Architecture and Programming section of this Data Book.

The device identifier for the ispLSI 1016E is 0000 1011 (0B hex). This code is the unique device identifier which is generated when a read ID command is performed.

**Figure 4. ISP Programming Interface**



**ispLSI 1016E Shift Register Layout**



Note: A logic "1" in the Address Shift Register bit position enables the row for programming or verification. A logic "0" disables it.

## Pin Description

NAME	PLCC PIN NUMBERS	TQFP PIN NUMBERS	DESCRIPTION
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31	15, 16, 17, 18, 19, 20, 21, 22, 25, 26, 27, 28, 29, 30, 31, 32, 37, 38, 39, 40, 41, 42, 43, 44, 3, 4, 5, 6, 7, 8, 9, 10	9, 10, 11, 12, 13, 14, 15, 16, 19, 20, 21, 22, 23, 24, 25, 26, 31, 32, 33, 34, 35, 36, 37, 38, 41, 42, 43, 44, 1, 2, 3, 4	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
GOE 0/IN 3	2	40	This is a dual function pin. It can be used either as Global Output Enable for all I/O cells or it can be used as a dedicated input pin.
ispEN**/NC	13	7	Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK controls become active.
SDI*/IN 0	14	8	Input - This pin performs two functions. When ispEN is logic low, it functions as an input pin to load programming data into the device. It is a dedicated input pin when ispEN is logic high. SDI/INO also is used as one of the two control pins for the isp state machine.
MODE*/IN 2	36	30	Input - This pin performs two functions. When ispEN is logic low, it functions as a pin to control the operation of the isp state machine. It is a dedicated input pin when ispEN is logic high.
SDO*/IN 1	24	18	Output/Input - This pin performs two functions. When ispEN is logic low, it functions as an output pin to read serial shift register data. It is a dedicated input pin when ispEN is logic high.
SCLK*/Y2	33	27	Input - This pin performs two functions. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. It is a dedicated clock input when ispEN is logic high. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device.
Y0	11	5	Dedicated Clock input. This clock input is connected to one of the clock inputs of all the GLBs on the device.
Y1/RESET	35	29	This pin performs two functions: <ul style="list-style-type: none"> <li>- Dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device.</li> <li>- Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.</li> </ul>
GND	1, 23	17, 39	Ground (GND)
VCC	12, 34	6, 28	Vcc


Table 2-0002C-16-isp

\* ispLSI 1016E only

\*\* ispEN for ispLSI 1016E; NC for pLSI 1016E must be left floating or tied to Vcc, must not be grounded or tied to any other signal.

**Pin Configurations**


**ispLSI and pLSI 1016E 44-pin PLCC Pinout Diagram**



\* Pins have dual function capability for ispLSI 1016E only (except pin 13, which is  $\overline{\text{ispEN}}$  only).  
\*\* Pins have dual function capability which is software selectable.

0123A-isp1016


**ispLSI 1016E 44-pin TQFP Pinout Diagram**



\* Pins have dual function capability.  
\*\* Pins have dual function capability which is software selectable.

0851-16E/TQFP

**Part Number Description**



0212-80B-isp1016

**ispLSI and pLSI 1016E Ordering Information**

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
ispLSI	125	7.5	ispLSI 1016E-125LJ	44-Pin PLCC
	125	7.5	ispLSI 1016E-125LT44	44-Pin TQFP
	100	10	ispLSI 1016E-100LJ	44-Pin PLCC
	100	10	ispLSI 1016E-100LT44	44-Pin TQFP
pLSI	125	7.5	pLSI 1016E-125LJ	44-Pin PLCC
	100	10	pLSI 1016E-100LJ	44-Pin PLCC

Table 2 - 0041A-16-isp1016